
SOFTWARE DEVELOPMENT for the QA/QC and the DCS of the new ATLAS pixel module prototypes

Mario Gonzalez, Yamanaka Lab


Introduction to my work

Currently testing the prototype ASIC for the new ATLAS pixel detector

- Goal: Provide useful feedback to the ASIC's designers (the Rd53 collaboration).
- They will use this feedback to build the final version for ATLAS and CMS




• The framework used to configure and test the ASIC is called **YARR** (Yet Another Rapid Readout).



The ASIC "Rd53a" assembled in a Single Chip Card

The Threshold and the ToT

- ➡ Main function of each pixel: To distinguish an actual hit from the background noise.
- The behaviour of the pixels is mainly defined by the Threshold and the ToT (Time over Threshold)




Year End presentations

The Target threshold and the measured one

1. Global Threshold


A global register affecting all the pixels. Tuning it returns a wide distribution centered in the target value.



- The target threshold and the measured one where observed to be always slightly different.
- We have found the origin of this issue, and we have already solved it.
- We have also written a small framework to show on the web an interactive version of these plots. Just click on them!


2. Pixel Threshold

A register that exist for each pixel. This is the finer tuning step to be run after the global threshold tuning.




See Yamagaya's presentation for the details regarding the tuning procedure

Decomposing the overall time when operating the ASIC



Year End presentations

Time consumption during a threshold scan



There are still some parameters affecting the Mask Stage that we can tune to reduce the overall consumed time.

Useful when we know the specific working conditions

Can increase the uncertainty of the results in other case.

Year End presentations

Conclusions

What I have done so far?

Solved the issue that led to a mismatch between the target and the measured thresholds

And reported it to the developers.

Measured the overall scan performance and reduced its consumed time under specific conditions

- Finding the appropriate configuration parameters for each scan can significantly increase its speed without compromising precision.
- ➡ I will continue working on it next year.

Completely timed a full electrical test on the ASIC

An electrical test consist on a sequence of scan / tuning phases to check whether the ASIC is working properly after making a QA/QC test on it. My results are indeed helpful to estimate the overall time needed for the whole QC procedure.

Also, I got used to work in a collaboration, and I learnt a lot from the work of my mates. Also improved my Japanese, although is still one of the main TODOs for the next year. Let's keep doing our best!


Year End presentations



The QC Flow during production


Different QC tests (such as visual inspections, thermal cycles or electrical tests) are currently being performed on the modules to control their quality. The whole QC flow takes a lot of time (in the order of days), and it's therefore important to have a rough estimation on how much time it could take to complete each phase of it.

An electrical test consists on sequential scans that we have already timed. The total needed time is roughly 30 minutes.





```
Year End presentations
```

Rd53a and its Pixel Matrix



Four pixels form an Analog Island. A matrix of 4x4 analog Islands is grouped under a Digital Core, that configures the islands and handles all the processing of the pixels.






- ♦ 400 columns and 192 rows of pixels
- A total of 76800 px in a 11.8 x 20 mm matrix
- Three different Front Ends built for testing purposes
- The Differential FE has been decided to be the most efficient under the real working conditions

Pixel Core

Year End presentations

From Charge to Vcal, and from Vcal to Charge



toVcal and toCharge are not symmetric. We should either remove the offset from toCharge or include it in toVcal: vcal = (V)/(m_vcalPar[1]) vcal = (V - m_vcalPar[0])/(m_vcalPar[1])

Year End presentations

Before and after our modification in Yarr

Given threshold: 1000 e

Before the modification

After the modification


OFFSET	Measured THRESHOLD	OFFSET	Measured THRESHOLD	
2	1100 ± 33	2	1001 ± 32	
1	1049 ± 35	1	997 ± 30	
0	998 ± 32	0	999 ± 33	
-1	947 ± 33	-1	997 ± 35	
-2	897 ± 34	-2	996 ± 34	

Given Offset: 0 mV


Before / After our modification

Given threshold:		1700
Measured threshold:		

The YARR's configuration files



Tuning time consumption as a function of the Target Threshold



Year End presentations

Measurements to be done for the QC document I

We will include the following scans in the Sequential Operator:

There is no implementation in the Master branch, but Yarr has a branch called "stuck_pixel_scan"

We have std_crosstalk_scan but not diff_crosstalk_scan

We have std_digitalscan but not diff_digitalscan


Threshold scan Tune global threshold Tune pixel threshold Tot tuning Fine tune pixel ToT scan Noise occupancy scan Disconnected bump scan Stuck pixel scan Crosstalk scan Analog scan Digital scan

Pixel Failure Test (Tuning), sec. 4.4.4


Year End presentations

Std deviation calculation in Yarr

The starting point is an histogram where we know the width and content of each bin



Yarr computes the sum as



And then the standard deviation as

std += sqrt(mu/(double)sum);

This value is returned as uncertainty by Yarr after a threshold or a ToT scan.

Year End presentations